Abstract: On the basis of the quasi-linear relationship between the surface potentials of a common double-gate metaloxide-semiconductor field-effect transistor, a compact noise model, which is adapted to gate-oxide-thickness asymmetry, is proposed. The proposed model includes a physics-based thermal and flicker noise model. The effect of the lateral and vertical electric fields on the mobility degradation has also been taken into account for accurate noise prediction in short-channel devices. The thermal noise model is compared with the technology computer aided design (TCAD) simulation data and good agreement is observed. The proposed noise model appears to be efficient for analogue circuit simulation.
Introduction
Common double-gate metal-oxide-semiconductor field-effect transistor (CDG-MOSFET) has emerged as one of the most viable option to replace the bulk MOSFET in sub-32 nm technology nodes [1, 2] due to its improved electrostatic integrity and better gate control over the channel. For successful utilisation of these devices in radio frequency (RF) analog circuit applications efficient compact noise models are required to predict the noise characteristics accurately at both the low-and high-frequency domain. Noise at low frequency is dominated by the flicker noise (1/f ) and at high frequency by the thermal noise. Although flicker noise is predominant only at low frequency, in some circuits such as voltage controlled oscillator, where upconversion is performed, it has an impact also on the high-frequency device behaviour. There are two distinct models to describe the origin of flicker noise: carrier number fluctuation and mobility fluctuation [3, 4] . Carrier number fluctuation in the channel as proposed by McWorther [5] is due to the random trapping and de-trapping of charge carriers in the oxide traps at the Si-SiO 2 interface. Mobility fluctuation as proposed by Hooge law [6] is attributed to the phonon scattering. It is observed that at bias conditions below the threshold voltage, flicker noise is dominated by the mobility fluctuation and above threshold it is dominated by carrier number fluctuation [7] . Thus, in this work, we propose a unified flicker noise model based on both these phenomenon. Thermal noise on other hand is generated due to random Brownian motion of electrons which leads to heating of the charge carriers in channel. Thermal noise is best described by Klaassen-Prins equation [3] and therefore, in this paper, we have used this equation to model thermal noise. Moreover, in order to make the model suitable for submicron devices, it is important to consider the field-dependent electron mobility degradation on noise performance [8, 9] . We have incorporated the effect of lateral and perpendicular electric field through mobility and conductance expression. The proposed noise model is based on our recent work on small-channel length CDG-MOSFET [10] and found to be working efficiently in all operating regimes. Due to the lack of experimental results thermal noise model has been verified against TCAD [11] simulation results. Since TCAD does not provide flicker noise simulation model, we cannot validate the proposed flicker noise model. However, it is observed that the characteristics and the range of flicker noise predicted from the model matches closely with experimental results for the symmetric devices.
Model development
The conventions used in this paper are: t ox 1 (2) is the oxide thickness of first(second) gate, t si is the thickness of the silicon body, C ox 1 (2) is the oxide capacitance per unit area of first (second) gate defined as ε ox /t ox 1 (2), ε si , ε ox are the permittivities of Si and SiO 2 , respectively, q is the elementary charge, β is the inverse thermal voltage, n i is the intrinsic carrier density, B = 2qn i /βε si , L is the channel length, W is the channel width, c 1(2) is the Si/SiO 2 surface potentials at first (second) gate, V is the electron quasi-Fermi potential (channel potential) and μ is the low-field electron mobility. The effective gate voltage is defined as V gs 1 (2) = V gs 1 (2) applied − df 1 (2) , where V gs 1 (2) applied is the voltage applied at gate terminals and δf 1(2) is the work function difference of the gate material. The inversion charge density at any point along the channel is denoted by Q i , which is the sum of two components Q i 1 and Q i 2 expressed as Q i 1 (2) = C ox 1 (2)(V gs 1 (2) − c 1 (2) ). In the following discussions, any variable with subscript 's' refers to its value at source end and 'd' refers to its value at drain end. The variable x denotes the direction along the thickness of the channel with x = ± t si /2 represent the front and back Si/SiO 2 interface. The variable y represents the direction along the length of the channel while y = 0 and L represents the source end and the drain end of the channel, respectively.
Existing compact models for CDG-MOSFETs [12] [13] [14] [15] are based on the fundamental assumption of having symmetric gate-oxide thickness, as it greatly simplifies the model development process. Recently, we have demonstrated that the models could be generalised by considering the asymmetry between gate-oxide thickness as there could be a possibility of having asymmetry between the gate-oxide thickness due to process variations and uncertainties [10] . In that work, we however considered the mobility degradation in short-channel MOSFETs only due to the lateral electric field. To include the vertical field effect, in this work we use the following expressions [16] 
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where
(2)
Evaluating (1) and (3) gives
where av and E f are model parameters, and mu pe 1 and mu pe 2 are obtained by evaluating (3) across the front and back surfaces as
here V sat1 (2) is the respective saturation voltage across front and back surfaces, expression of which are given in (Fig. 1) . Fig. 1 validates that the accuracy of improved model with incorporation of vertical field effect dependency. The channel noise comprises of thermal noise and flicker noise. For modelling noise in CDG-MOSFET we first calculate the respective spectral density.
Thermal noise
As proposed in [17] the conventional Klaassen-Prin equation does not accurately account for the impact of velocity saturation and hence an improved Klaassen-Prin equation was suggested which works correctly in the presence of the velocity saturation. The drain current spectral density following this improved KlaassenPrins equation is given by [17] 
is the modified channel length and
is the modified channel conductance The local conductance g(V ) with incorporation of velocity saturation could be expressed as
Solving (5) results in an equation in terms of inversion charge across the channel and since in asymmetric CDG-MOSFET we have two surfaces with different potentials solving (5) directly is not trivial. Therefore, as proposed in [18] , we linearise the potential across one surface in terms of the other to obtain the total inversion charge as
which yields
Here n, p 1 , q 1 , α 1 and γ 1 are the linearisation coefficients, expression of which could be found in [10, 18] . Finally on evaluating (5) using the above linearisation coefficients, we obtain
e and E sat = v sat /μ. Direct solution of (9) is not possible and therefore, based on the observation made through TCAD simulations, we approximate
, and m q is the model parameter. Using this approximation we obtain Evaluating which results in
(16)
2bn 2 (17)
where 2 ) and finally
The induced gate current spectral density following the Klaassen-Prins equation [17] is
The inner integral can be written as
Equation (44) can be written as
This results in a solution of the form
Using this in (42), we obtain
where CC 2 = CC 1 μ · μ pe W and finally we obtain
The cross-correlation spectral density is given by [17, 19] S igid * = −jCC 3
Evaluating the inner integral in the same as in (43) gives
where CC 4 = CC 3 [μ · μ pe W ] 3 . The final analytical solution for S ig and S igid is too long to include in the manuscript.
Flicker noise
Flicker noise is generally observed at low frequency and is commonly termed as 1/f noise. Generally, the origin of flicker noise is attributed to the following theories:
Carrier number fluctuation theory:
According to the theory proposed by McWorther's the origin of flicker noise is due to the tunnelling of charge carriers in traps located in gate dielectric [20] . The fluctuation in charge carriers leads to a fluctuation in surface potential and hence to channel carrier density [20] . Every single trap leads to a Lorentzian noise power spectrum and these Lorentzian spectra add up to give a 1/f spectrum.
Mobility fluctuation theory:
On the basis of Hooge's theory, the flicker noise is attributed to bulk mobility fluctuations caused by phonon scattering [20] . However, it is observed through experimental results that the origin of flicker noise has a much more complicated dependence on structural parameters and bias condition than suggested by the above two theories. Therefore, a unified theory that incorporates both carrier number fluctuation and mobility fluctuation was proposed [3] to explain flicker noise. Since both the number fluctuation and mobility fluctuation have the same origin and therefore, they are correlated. According to this unified correlated model we have [20] dI ds
From [20] [21] [22] , we have
Following the same evaluation as in [22] , we obtain:
Here, the expression for α is taken to be the same as in [22] . The drain current spectral density is given by
Evaluating this with (6-8), we get the flicker noise as
The final analytical solution for flicker noise is also too long to include in the manuscript.
Results and discussions
We have validated our model against the two-dimensional TCAD simulation results [11] for devices having gate-oxide thickness asymmetry: t ox 1 = 1 nm, t ox 2 = 1.5 nm, t si = 10 nm, L = 35 nm, W = 1 μm. The values of saturation velocity v sat and saturation voltages V sat 1 , V sat 2 are taken to be the same as in [10] . The values of various other model parameters is taken as E f = 6.48 × 10 −6 V/m, N t = 10 23 cm
, η = 10 10 m −1 , av = 0.22, m q = 0.216. Fig. 2 shows the thermal noise drain current spectral density for a sweep of gate voltage, V gs from 0 to 2 V predicted from TCAD simulation and proposed model. Fig. 3 shows the thermal noise gate current spectral density for a sweep of drain voltage V ds from 0 to 2 V predicted from TCAD simulation and proposed model. Fig. 4 shows the cross-correlation spectral density for a sweep of frequency from 1 to 20 GHz at V gs = 1 V and V ds = 1 V for two devices having L = 35 and 100 nm predicted from TCAD simulation and the proposed model. It is observed that for all plots the results obtained from TCAD simulation and the proposed model matches accurately. Our model works very well for varied range of bias conditions and operating frequency. Fig. 5 shows the impact of asymmetry in oxide thickness on the thermal drain and gate current spectral density. It is observed that with the increase in asymmetry in oxide thickness, the drain and gate current spectral density decreases by 10 and 36%, respectively. Fig. 6 shows the flicker noise drain current spectral density for a sweep of gate voltage V gs from 0 to 2 V at frequency f = 5 GHz predicted from the proposed model. Since, in TCAD there is no model available for simulating flicker noise, we could not match our results. However, it is observed from the plot that the characteristics as well as the values are coming to be in the same range as predicted from the experimental results for FinFETs [23] .
Finally, it is worth noting that mathematically the proposed noise model for asymmetric CDG-MOSFET is very simple in nature and can be easily implemented in a circuit simulator.
Conclusion
We propose an RF thermal and flicker noise model for CDG-MOSFET based on the linear relationship between surface potentials. The model is adapted to gate-oxide-thickness asymmetry which may prevail in the device due to the process uncertainty. To make the model applicable for short-channel devices we have incorporated the effect of field-dependent mobility in the model. The model is found to be in agreement 
